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SUMMARY 
9 2 4 /  
This document describes the  Dig i ta l  Up-Data Link Equipment used on t h e  
Apollo command module. It i s  wr i t ten  i n  t w o  par t s :  t h e  f i r s t  sec t ion  i s  a 
general descr ip t ioc  of t he  equipment and i t s  functions,  and the  second i s  a 
de ta i led  descr ip t ion  of t h e  c i r c u i t r y  which makes up each subassembly and i t s  
individual  unique funct ion.  This equipment, although s imi la r  t o  t h a t  used on 
the  Gemini spacecraft ,  has had some major modifications; consequently, a de- 
sc r ip t ion  of t h e  Gemini Dig i ta l  Command System does not  f i t  t h a t  of t h e  Apollo 
Up-Data Link. 
The Apollo Up-Data Link Equipment is  a d i g i t a l  system comprised of th ree  
subassemblies, a UHF receiver,  a sub-bit detector  and a decoder. 
The hardware i s  approximately 13.00 inches by 9.38 inches by 4.41 inches 
i n  s i z e  and weighs l e s s  than 20 pounds. 
of t he  Apollo command module and operate f r o m  t h e  spacecraf t  +28 V dc supply. 
The Up-Data Link w i l l  have the  capabi l i ty  of in te r fac ing  with t h e  Apollo guid- 
ance computer, cen t r a l  timing equipment, real-time command relays,  and t h e  PCM 
system. 
a t  a frequency range of 406 t o  430 Mc or f rom an S-band receiver  through t h e .  
It w i l l  f i t  i n  t h e  lower equipment bay 
It w i l l  a l s o  be capable of receiving inputs  from e i t h e r  a UHF receiver  
premodulation processor. 
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The Dig i t a l  Up-Data Link Equipment used on the  Apollo command module, 
although similar t o  Gemini D ig i t a l  Command System, has undergone some major 
modifications. The present equipment i s  b u i l t  by Motorola, Inc., Scottsdale,  
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DEFINITIONS OF 
The output signal of the I 
ABBREVIATIONS AND TERMS , 
& 
ivide-by-3 counter which is counting SBSN. 
This signal is phase-locked to the data bits and makes negative 
transitions for each 5 sub-bits. 
Sub-bit-sync-not is a signal which makes transitions with the sub-bit 
data signal and is phase-locked to it. 
This pulse is used to shift bits through the main-bit register; it has 
three frequencies determined by its mode of operation. 
The not-count register is the output of the programable counter. This 
output makes a negative going transition (6 V to 0 V) at the end of 
the programed count. 
The vehicle address refers to the vehicle flip-flop and associate 
circuits. 
The real-time command is one of eight possible system commands. This 
command functions to energize 1 of 64 relay positions in the RTC matrix 
in the vehicle. 
The central timing equipment is the clock and associated circuitry on 
the vehicle. It also is one of the eight possible system commands. 
The Apollo guidance computer, located on the vehicle, can be loaded 
by one of the eight possible system commands. 
The test message, one of eight possible system commands, operates to 
provide the ground station a means of scanning an input word selec- 
tively for a bit status. 
This is an eight-level output to the telemetry transmitter for '35 msec 
at each end-of-message reset time. This output indicates that the 
signal has been properly processed and shifted in the digital section. 
Sub-b i t 
Sub-bit not 
E r r o r  bit not correct 
Enable pulse generator 
Phase shift keyed modulation 
The end-of-message reset iS a signal which makes a negative transition 
resetting the system after a proper message sequence is completed. 
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FF 
NAND Gate 
NOR Gate 
INHIBIT 
ENABLINCT 
SET and 
SETTIG 
CLEAR, 
CLEARING 
and 
RESETTING 
DIVIDE-BY-4 
COUNTER 
MAIN-BIT 
REGISTER 
PROGRAMABLE 
COUNTER 
QUALIFY or 
QUALIFYING 
The f l i p - f l o p  i s  a b i - s tab le  s t a t e  device used t o  s t o r e  and s h i f t  
da ta  bi ts .  
A device used as an invert ing AND function. 
A device used as an invert ing OR function. 
This per ta ins  t o  NAND and NOR gates which i n h i b i t  the  flow of 
data through t h e  ga te  by applying 0 V t o  one input.  
This per ta ins  t o  NAND and NOR gates enabling the  flow of da ta  
through t h e  ga te  by applying +6 V t o  one input.  
This per ta ins  t o  FF operation causing pin Q t o  be +6 V. 
This per ta ins  t o  FF operation causing pin & t o  be 0 V. 
This term i s  used t o  descr ibe the funct ion of A% A30 FF ( s h i f t  
r e g i s t e r )  which counts negative t r a n s i t i o n s  of CR. 
This contains f l ip - f lops  DR1 through DR24. 
This i s  a p a r a l l e l  loading counter which counts PG from PCO 
through PC5. 
This per ta ins  t o  an FF having the proper dc l eve l s  applied t o  
i t s  s teer ing  ga te  sect ion so t h a t  it w i l l  s e t  o r  c l ea r  i f  a 
negative t r a n s i t i o n  i s  applied t o  i t s  pulse input.  
If FF i s  c lear ,  t o  s e t :  apply +6 V t o  t s 2  and 0 V t o  t s l  followed by a 
negative t r a n s i t i o n  on T. 
If FF i s  se t ,  t o  c lear :  apply 0 V t o  t s2  and +6 V t o  t s l  followed by a 
negative t r a n s i t i o n  on T. 
Al ternate  methods of s e t t i n g  a c l e a r  FF: apply 0 V t o  Sc and +6 V t o  Rc 
or leave  Rc disconnected followed by a negative t r a n s i t i o n  on S. 
Alternate  method of c lear ing a s e t  FF: apply 0 V t o  Rc and +6V t o  Sc o r  
leave Sc disconnected followed by a negative t r a n s i t i o n  on R. 
If both t s 2  and t s l  have +6 V applied and a negative t r a n s i t i o n  i s  applied 
t o  T, FF w i l l  not  change s t a t e .  
If both Sc and Rc have +6 V applied followed by a negative t r a n s i t i o n  on 
t h e  s h i f t  r eg i s t e r ,  t h e  FF w i l l  not change s t a t e .  
3 
n AII inputs = +6 v, output = o v 
Any input = 0 V, output = +6 V $/"- The NAND gate 
Any one input = 0 V, output = +6 V 
A l l  inputs = +6 V, output = 0 V 
The NAND gate driver 
A l l  A inputs = +6 V, output = 0 V 
OR a l l  B inputs = +6 V, output = 0 V 
The dual NAND gate 
Any A input = 0 V, 
Any B input = 0 V, 
and output = +6 V 
Al l  inputs = +6 V, output = +28 V 
Any input = 0 V, output = 0 V 
Relay select driver 
Set state Q = +6 V 
Flip f lop 
Logic description 
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GEXEWL SYSTEM DESCRIFTION 
The Up-Data Link (UDL) used aboard the  Apollo spacecraft  i s  based upon a 
concept developed f o r  t he  Gemini Agena program. This system i s  a d i g i t a l  
system as opposed t o  the  tone system used on the Mercury program. 
Command System, as it i s  known on Gemini, or the Up-Da ta  Link, as it i s  known 
for Apollo, i s  a system over which d i g i t a l  information i s  transmitted t o  the  
spacecraft  t o  perform th ree  functions. F i r s t ,  it i s  used t o  en ter  words i n t o  
the  Apollo guidance computer (AGC) on board t h e  vehicles;  second, it i s  used t o  
up-date the  cen t r a l  t iming equipment (CTE); and th i rd ,  it i s  used t o  transmit 
real-time command (RTC) t o  tu rn  equipment on o r  off  by ground control .  
The Dig i ta l  
The Dig i t a l  U p D a t a  Link consis ts  of a UHF receiver,  a sub-bit detector,  
and a decoder. 
through the pre-mod processor t o  provide d i g i t a l  communications a t  lunar  ranges, 
Audio may be fed  i n t o  the  decoder from an S-band receiver  
The sub-bit de tec tor  recovers t he  t i m i n g  information from a composite 
audio s igna l  by means of a narrow-band phase-locked loop, and de tec ts  d i g i t a l  
information by means of an optimum f i l t e r  design. 
The decoder de tec ts  the  vehicle  address and system address, s tores  and 
checks data, and processes the  data  t o  the  appropriate spacecraft  system. 
The system i s  designed t o  receive an FM s igna l  i n  the 406 t o  450 Me Band. 
Data a r e  t ransmit ted by a PSK 2-kc tone. A second tone of 1 kc i s  
l i n e a r l y  added t o  t h e  phase-shifted tone t o  provide b i t  sync. This composite 
s igna l  i s  then used t o  FM a UHF c a r r i e r  f o r  transmission t o  t h e  spacecraft .  
The word lengths  proposed for the  Apollo system a r e  12  b i t s  for real-time 
commands, 22 b i t s  for AGC word, and 30 b i t s  f o r  CTE up-date. The maximum word 
length i s  set a t  30 b i t s .  These b i t s  a r e  known as information or da ta  b i t s .  
Each of the  b i t s  i s  sub-bit encoded t o  a ?-bit code. 
A l l  words contain 3 address b i t s  for vehicle address, and 3 information 
b i t s  f o r  system address. 
and e ight  d i f f e r e n t  systems. The remaining information b i t s  comprise a rea l -  
t i m e  command, a computer word, CTE u p d a t e  or a tes t  message. 
This provides t h e  choice of e ight  d i f f e r e n t  vehicles  
A f t e r  command reception, detecting, and decoding, t he  command, i f  com- 
p l e t e ly  va l id ,  i s  t ransfer red  t o  the  proper spacecraft  system. 
t r a n s f e r  of t h e  command, a ve r i f i ca t ion  s ignal  i s  transmitted v i a  PCM telemetry 
t o  the  surface command s t a t ion .  
A f t e r  proper 
A l i s t  of pe r t inen t  da ta  i s  shown i n  the appendix. 
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FUNCTIONAL DESCRIPTION I 
b 
A general  descr ip t ion  of t h e  Apollo U p D a t a  Link was given i n  t h e  general  
system descr ipt ion.  I n  t h i s  section, a more de t a i l ed  funct ional  descr ip t ion  
w i l l  be covered. 
ceiver,  the  sub-bit  detector ,  and the  decoder. 
The system w i l l  be  described i n  th ree  p a r t s  - t h e  UHF re- 
UHF Receiver 
The Up-Data Link Receiver i s  a double conversion superheterodyne. 
designed t o  receive and demodulate an FM s igna l  on a prese t  frequency within 
t h e  406 t o  450 Mc region. 
It i s  
The choice of t h e  l o c a l  o s c i l l a t o r  c r y s t a l  frequency determines t h e  
operating frequency of t h e  receiver .  
The ove ra l l  receiver  noise  f igu re  i s  approximately 12  dB. For an IF 
bandwidth of 240 kc, t he  receiver  noise  l e v e l  i s  -138 dBw and with an input  
s igna l  l e v e l  of -130 dBw, a signal-to-noise r a t i o  of 8 dB can be obtained 
t h e  limiter input .  The second IF  ampl i f ie r  i s  tuned t o  10.7 Mc. 
The s igna l  passed through t h e  limiter i s  detected i n  a Foster-Seeley 
discriminator.  
a t  
type 
Sub-Bit Detector 
A block diagram of t h e  sub-bit de t ec to r  i s  shown i n  f igu re  1. 
Synchronization s igna ls  a r e  detected by a phase-locked loop with a band- 
width of 20 cps. 
bandwidth of 1000 cps. F i l t e r i n g  i s  not required t o  separa te  t h e  da t a  sub- 
c a r r i e r  from t h e  sync reference subcar r ie r  s ince  t h e  two s igna ls  a r e  orthogonal 
with respect t o  each other  and a r e  eliminated a t  t h e i r  respect ive phase 
detectors .  
Data s igna ls  a r e  detected by a phase-locked loop with a 
The matched f i l t e r  de t ec t s  t h e  data subcar r ie r  and produces an output 
which consists of a s e r i e s  of sub-bits occurring a t  a r a t e  of 1000 b i t s  per 
second. The sub-bit sync s ignal ,  required by t h e  matched f i l t e r ,  i s  fed t o  
t h e  decoder along with t h e  detected sub-bits ( f i g ,  2 ) .  
Decoder 
The decoder, which performs the  funct ions of address recognition, rea l -  
time command actuation, s tored  program data buffering, and da ta  t r a n s f e r  t o  
other  spacecraft  systems, can be segregated as follows: 
1. 
2. Address recognition 
B i t  detect ion and bas i c  timing genera t ion  
3. Program timing generation 
4. Data buf fer  s torage 
5 Real-time command decoding 4: In te r face  c i r c u i t s .  
B i t  de tec t ion  and bas ic  timing generation.- The detected sub-bits (data 
, 
and sync s igna ls )  a r e  used t o  clock t h e  non-return-to-zero (NRZ) sub-bit 
information i n t o  a f ive-s tage r e g i s t e r .  
if a b i t  1 or 0 i s  present .  
time, t he  system w i l l  automatically be r e s e t .  Basic timing i s  used t o  generate 
program timing, 
n a l  by 3 t o  produce a bit-sync reference signal,  s t a r t i n g  a t  b i t  recognition 
t i m e .  
This r e g i s t e r  i s  sampled t o  determine 
If t h e  b i t  recognition occurs during an inva l id  
Generation of bas ic  timing consis ts  of dividing t h e  sync s ig -  
B i t  values 1 and 0 a r e  fed  t o  t h e  24-bit s torage data  r eg i s t e r .  
Address recognition.-  Vehicle address and system address a r e  each coded 
i n t o  3 information b i t s  (13 sub-bits) ,  allowing t h e  se lec t ion  of any one of 
e ight  possible  vehicles  and eight  possible  systems. 
nized a f t e r  t he  proper vehic le  address has been received and 3 new information 
b i t s  are s tored i n  t h e  data r e g i s t e r .  
dress i s  performed using clocked techniques, Stored system address determines 
program cont ro l  operation and i s  required t o  enable data t r a n s f e r  function. 
System address i s  recog- 
Decoding and s torage of t h e  system ad- 
Program timing generation.- The Dig i t a l  Up-Data Link has t h e  capab i l i t y  
of handling th ree  d i f f e r e n t  length commands. These may be 12, 22, or 30 b i t s  
long. The program timing system senses t h e  correct  command length  from t h e  
system address and provides timing t o  control  reception, data t r ans fe r ,  and 
v e r i f i c a t i o n  i n  t h e  proper sequence. 
Data buf fer  storage.- Buffer s torage i s  provided t o  hold an incoming 
command u n t i l  processing and v e r i f i c a t i o n  i s  complete. The da ta  r e g i s t e r  a l s o  
provides s torage f o r  real-t ime commands and addresses u n t i l  decoding or output 
actuat ion i s  completed. 
s torage r e g i s t e r  by clock and gat ing pulses received f r o m t h e  bas i c  timing 
generator and program timing system. 
command, t h e  data w i l l  be s e r i a l l y  s h i f t e d  out t o  t h e  using system. 
Data b i t s  a r e  sh i f ted  s e r i a l l y  i n t o  t h e  24-bit da ta  
Upon rece ip t  of a complete word s tored 
Real-time command decoding.- The da ta  r e g i s t e r  provides 6 b i t s  t o  the  rea l -  
time command decoder. 
and the  l a s t  b i t  ( 6 t h  b i t )  determines t h e  s e t  or r e s e t  condition selected.  The 
re lays  used i n  t h i s  system a r e  dual  c o i l  magnetic la tch ing  r e l ays .  The s e t  and 
r e s e t  d r ive r s  a r e  capable of providing a minimum of 10 milliamperes i n t o  a load 
impedance between 900 and 1600 ohms. 
The f i r s t  5 b i t s  received s e l e c t  1 of 32 r e l ay  dr ivers  
In t e r f ace  c i r c u i t s . -  The Up-Data Link System in te r faces  i n  six d i s t i n c t  
These a r e  (1) UHF/off/S-band switch ( loca ted  on t h e  c o m i c a t i o n s  a reas .  
cont ro l  panel) ,  (2)  Apollo guidance computer (AGC), (3) real-t ime command (RTC) 
un i t s ,  (4)  PCM telemetry, ( 5 )  cen t r a l  timing equipment (CTE), and (6) block- 
accept switch ( loca ted  on computer control  panel) . 
1. The UHF/off/S-band switch i s  used t o  s e l e c t  t h e  UHF mode f o r  near- 
ea r th  operation, t h e  off mode which opens the 28-v dc spacecraft  power input 
t o  the  Up-Data Link, and t h e  S-band mode f o r  deep-space operation. The inputs  
to the mode switch are PSK audio from either UHF receiver or the premodulation 
processor. The premodulation processor input is the 70-kc subcarrier from the 
S-band transponder. 4 
2. The Up-Data Link will serially feed computer words to the AGC upon 
correct receipt of an end-of-message comnd. 
4 fl microseconds at 50 percent amplitude at a 7 3 3 - V  dc amplitude. 
signal is fed to the computer on two separate lines, one for data 1 and the 
other line for data 0. 
The output pulses will be 
This 
3 .  The real-time command interface will be a relay closure which will 
energize a line to turn a selected piece of equipment on or off. 
will have a dc coil resistance of 1240 ohms f10 percent, a pickup current of 
9 milliamps dc maxim, and an operating time of 12 milliseconds maximum with 
10 milliamps coil current applied. 
These relays 
4. The verification interface will be an %bit digital-code verification 
word provided to the E M  in parallel format. 
to the PCM telemetry equipment. 
pulse of 35 %3 milliseconds. 
The verification is direct coupled 
The circuit will be capable of sustaining a 
5. 
accumulator to 0 and up-date register to the new time, using pulse counting 
techniques. 
The central. timing equipment interface will reset the CTE time 
6. The block-accept switch disconnects the UDL lines which go to the 
computer . 
DETAILED CIRCUIT DESCRIPTION 
The preceding section discussed the Apollo Up-Data Link in fairly general 
terms, elaborating the functional aspect more than the physical operation of 
the system. This section will describe the detailed operation of the circuits 
and subassemblies that make up the UDL. 
UHF Receiver 
The UHF receiver (fig. 3 )  used on the Apollo command module is a modified 
unit presently being used on the Gemini program. 
assemblies. These are: 
It consists basically of five 
1. Tuned cavity pre-selector 
2. RF' amplifier 
3 .  First IF amplifier 
4. Band-pass filter 
5. Second IF amplifier 
The receiver is all transistorized and operates from -18 and -6 V dc. 
output is a composite audio signal of a linear s-ed 1-kc and phase-shift 
The 
a 
keyed 2-kc tone. 
Second IF assembly and may be sent  t o  the  PCX-TLM system f o r  transmission t o  
ground s t a t ions .  
I n  addition, t he  receiver  s ignal  s t rength i s  monitored i n  the  
r 
Tuned cavi ty  preselector  assembly.- The tuned cavi ty  preselector  consis ts  
of two tunable band-pass sect ions and a law-pass sect ion.  The band-pass 
sect ions a r e  tuned t o  the  receiver operating frequency while the low-pass sec- 
t i o n  i s  tuned t o  r e j e c t  high frequencies.  
i s  an i n t e g r a l  pa r t  of t he  preselector .  
The coaxial  connector t o  t h e  receiver  
RF amplif ier  assembly.- The RF amplifier i s  an addi t ion t o  the Gemini UHF 
This amplifier a l l a w s  a 6-dBm improvement i n  receiver  sensi- receiver design. 
t i v i t y  and y ie lds  approximately a 4-dB improvement i n  noise f igure .  
assembly i s  a two-stage amplifier using 2N2415 grounded emitter t r ans i s to r s .  
The amplif ier  i s  tuned by adjustable  capacitors i n  a co l lec tor  LC network. A 
r e s i s t o r  d iv ider  network i s  used t o  s e t  bias  l eve l s  of t h e  amplif ier  stage, 
Transformer coupling i s  employed between each s tage of t h e  RF amplifier assembly 
and is  used t o  couple the  RF amplifier assembly t o  the  f i r s t  IF. 
This 
F i r s t  IF amplif ier  assembly.- The f i r s t  IF assembly consis ts  of a c r y s t a l  
controlled Colp i t t s  type l o c a l  o sc i l l a to r ,  two frequency doublers, t h ree  stages 
of amplification, a buffer  amplifier,  and mixer. A c r y s t a l  controlled l o c a l  
o s c i l l a t o r  (LO) which can be tuned t o  any frequency i n  the  range from 83 t o  
92 Mc i s  used, and the  choice of t h e  l o c a l  o sc i l l a to r  c r y s t a l  frequency deter- 
mines the  operating frequency t o  which t h e  receiver i s  tuned (406 t o  450 Mc). 
The LO frequency i s  quadrupled before in jec t ion  a t  the  f irst  mixer. The exact 
IF frequency is ,  therefore,  determined by the  frequency of the  incoming RF 
s igna l  and the  s e t t i n g  of t he  l o c a l  o sc i l l a to r .  
common emit ter  and common col lec tor  amplifiers a r e  employed. 
a l so  fed t o  a buffer  amplifier and t o  a second mixer t o  y i e ld  a second IF 
frequency of 10.7 Mc. 
pass f i l t e r .  
narrow band tuned. 
primarily by t h e  f i l t e r  cha rac t e r i s t i c s .  
not l e s s  than 220 kc a t  t he  -3-dB points and is  not grea te r  than 1200 kc a t  
t he  -60-dB points .  
Grounded base inductance tuned, 
The LO output i s  
The output of t h e  lO.7-Mc amplifier i s  fed t o  a band- 
The IF amplifiers a r e  broad tuned while the  band-pass f i l t e r  is 
The IF bandwidth of t h e  receiver  i s  
This means t h a t  t he  receiver s e l e c t i v i t y  i s  governed 
(Fig. 4, ) 
Band-pass f i l t e r . -  The band-pss  f i l t e r  i s  a lumped constant LC f i l t e r  
with a 3-dB bandwidth of approximately 200 t o  250 kc. 
a t  the  60-a3 point .  
.5O-ohwinput impedance and loaded by a 20-ohm-input impedance of the  second 
IF amplif ier .  
It has a 1-Mc bandwidth 
The f i l t e r  i n se r t ion  l o s s  i s  l e s s  than 15 dB with a 
Second IF amplif ier  assembly.- The second IF  amplif ier  assembly consis ts  
of t h ree  s tages  of amplification p r io r  t o  the l imi t e r ,  a l i m i t e r  and Foster- 
Seeley-type discriminator,and two stages of audio amplification. The lO.7-Mc 
IF amplif iers  provide approximately 60 dB of gain t o  the  l i m i t e r .  The tuned 
c i r c u i t  i n  t h e  l i m i t e r  co l lec tor  serves as the discriminator.  Two adjustable  
inductors (primary and secondary) are independently tunable t o  allow optimum 
s e n s i t i v i t y  and l i n e a r i t y  of design. 
s tages  of audio amplification using feedback techniques t o  insure s t a b i l i t y .  
The discriminator is  followed by two 
9 
Provision i s  made t o  set the  output audio voltage a t  1 vo l t  C 10 by se lec t ion  I 
of t h e  gain resistor i n  the  input c i r c u i t  of t he  audio amp1i'i;ier. (Fig. 5 . )  
* 
Sub- B i t  Detector 
The primary function of t h e  sub-bit de tec tor  i n  the  Apollo UDL i s  t o  
separate  t h e  da ta  from t h e  sync tones and t r a n s f e r  these  sub-bits. t o  t h e  decoder 
f o r  decoding, ve r i f i ca t ion ,  and t r a n s f e r  t o  t h e  user  system. Inputs t o  the  
sub-bit detector  may be from e i t h e r  t h e  UHF rece iver  or from t h e  premodulation 
processor. 
controlled from the  as t ronauts '  cont ro l  panel. 
Both inputs  a r e  fed  through a mode switch which can be ex terna l ly  
(Fig. 6 ,  7, 8. ) 
Sync s igna l  detection.-  The sub-bit  de tec tor  u t i l i z e s  a 4-kc vol tage con- 
t r o l l e d  o s c i l l a t o r  (VCO) which i s  used t o  mix with t h e  incoming data and sync 
s igna ls  for detect ion.  
two t o  y ie ld  a 1-kc square wave s igna l  90" out  of phase with t h e  incoming 1-kc 
sync s ignal .  The phase de tec tor  i n  t h e  sync c i r c u i t ,  made up of a transformer 
(center  tapped) and a chopper amplif ier ,  mul t ip l ies  t he  1-kc reference and 
1-kc-sync s igna l .  Any d i f fe rence  i n  phase w i l l  produce a dc vol tage a t  t h e  
center  tap of t h e  transformer which i s  fed t o  t h e  loop f i l t e r .  
a f t e r  being f i l t e r e d ,  i s  used t o  vary t h e  VCO and cor rec t  f o r  t h e  phase 
difference.  This lock of t he  VCO reference t o  t h e  1-kc sync must be accom- 
plished pr ior  t o  any da ta  detect ion.  Once lock i s  accomplished, t h e  1-kc 
reference s igna l  i s  inverted and f ed  t o  t h e  decoder f o r  use there .  
square wave i s  fed t o  an AND ga te  and gated t o  the  decoder by t h e  1-kc-square 
wave t o  generate t h e  sub-bit-sync-not (SBSN) s igna l .  
The 4 kc a r e  divided f i rs t  by two and then again by 
This voltage,  
The 2-kc 
Information s igna l  detection.-  The information s igna l  de tec tor  a l s o  
u t i l i z e s  the  transformer chopper technique, bu t  now t h e  2-kc square wave 
generated by t h e  VCO i s  mult ipl ied with t h e  information s igna l  ( 2  k c ) .  
information s igna l  product i s  fed t o  an in t eg ra to r  and dumped at  a 1-kc- 
r epe t i t i on  rate. This dump s igna l  i s  generated by a 30-microsecond monostable 
multivibrator t r iggered  by t h e  SBSN. The input  s igna l  t o  t h e  matched f i l t e r  
amplif ier  i s  a narrow pulse whose p o l a r i t y  i s  determined by t h e  in t eg ra to r  
voltage.  The output of t he  matched f i l t e r  i s  fed  t o  t h e  f i r s t  s tage  of t he  
sub-bit  decoder r e g i s t e r  located i n  t h e  sub-bit de tec tor  and t r iggered  by a 
10-microsecond monostable. This i s  a d i f f e r e n t  design than t h a t  used by t h e  
Gemini sub-b i t  de tec tor  which does not use t h e  sub-bit de tec tor  f l i p - f lop  as 
the f i r s t  s tage  of t h e  decoder r e g i s t e r .  
The 
Decoder 
Sub-assembly functions applied t o  t h e  in tegra ted  system.- Pulse generator 
(E) pulses a r e  used t o  s h i f t  b i t s  through t h e  main-bit r e g i s t e r .  
quency of t h e  PG pulses i s  200 cps, 1 kc, or 10 kc, depending upon t h e  mode. 
PG pulses are a l s o  NANDed with t h e  Q output of t h e  vehic le  f l i p - f l o p  (FF) t o  
supply the negative going t r a n s i t i o n s  t o  t h e  t r i g g e r  ( T )  input  of t h e  f l ip- 
f lops  of the programable counter when it i s  counting. 
The f r e -  
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Five sub-bits a r e  necessary t o  decode each information b i t .  The sub-bits 
' a r e  sh i f t ed  s e r i a l l y  i n t o  t h e  sub-bit  r eg i s t e r .  A s  each sub-bit  i s  sh i f ted  
i n t o  the  r eg i s t e r ,  t he  r e g i s t e r  i s  sampled i n  p a r a l l e l  form. 
NAND'gates a r e  used as s teer ing  l e v e l s  t o  s h i f t  t h e  b i t s  i n t o  t h e  main r e g i s t e r .  
PG 9ulses w i l l  s h i f t  t he  decoded l e v e l s  i n t o  t h e  main-bit r e g i s t e r .  
Outputs of two 
The f i r s t  th ree  s tages  of t h e  main-bit r eg i s t e r  a r e  continuously monitored 
by eight  NAND gates .  These gates  monitor a l l  e igh t  possible  s t a t e s  of t h e  f i r s t  
th ree  s tages .  Before the  vehicle  i s  launched, t h e  output of one of these  gates  
w i l l  be connected as a s teer ing  l e v e l  t o  the  vehicle  f l i p - f lop .  If t h i s  unique 
vehicle  address i s  properly decoded, a l e v e l  w i l l  be es tabl ished a t  t h e  vehicle  
f l i p - f l o p  so t h a t  it i s  qua l i f ied  t o  be s e t  by a divide-by-5 counter i n  t h e  sub- 
b i t  decoder. 
A s  t he  vehic le  FF i s  se t ,  it causes three things t o  occur: 
1. It loads a count of 3 i n t o  t h e  programable counter. 
2. It enables t h e  gate, which passes s h i f t  pulses t o  t h e  programable 
counter. 
3. It switches t h e  2-sub-bit decoding gates t o  2 other  sub-bit  decoding 
gates  and, consequently, s e l e c t s  a d i f f e ren t  code f o r  t he  l o g i c  1- and 0-bi t  
l e v e l s .  
The t h i r d  count of t h e  programable counter caus-es a divide-by-4 counter t o  
count 1, which loads t h e  system address i n t o  t h e  main s torage r e g i s t e r .  There 
a r e  e ight  s torage FF i n  t h e  r e g i s t e r  and the  one corresponding t o  t h e  system 
se lec ted  w i l l  be s e t .  
The RTC system w i l l  be selected i f  STF i s  set .  The following sequence of 
events w i l l  occur. The programable counter w i l l  be loaded with a count of 6. 
A s  t h e  programable counter counts t o  0, it causes a divide-by-4 counter t o  
count t o  2. This i n h i b i t s  any fu r the r  s h i f t  pulses t o  t h e  main-bit r e g i s t e r .  
It a l s o  energizes the  proper re lay  i n  t h e  relay decoding matrix. 
t he  main b i t  r e g i s t e r  which loads a count of 32 i n t o  t h e  programable counter. 
The RTC r e l ay  selected w i l l  remain energized u n t i l  t h e  programable counter 
reaches 0. A t  count 0, t h e  programable counter causes t o  make i t s  t h i r d  
negative t r a n s i t i o n .  
it r e s e t s  t h e  system. TR, not count reg is te r ,  i s  the  output of t he  programable 
counter. 
end of t h e  programed count. 
It a l s o  r e s e t s  
This enables A 2 1  ( r e se t  ga te ) ,  and as CR goes t o  +6 vol t s ,  
This output makes a negative going t r a n s i t i o n  (+6 V t o  0 V) a t  t he  
The AGC operation f o r  t h e  vehicle  and system address i s  similar t o  t h a t  
described f o r  an RTC word, with t h e  exception of t h e  system se lec t ion .  When 
the  AGC system i s  selected,  it loads the  programable counter with a count of 
16. T h i s  clocks i n  the  16 information b i t s  of t h e  AGC word i n t o  t h e  main-bit 
r e g i s t e r .  
- 
CY from t h e  programable counter makes i t s  second negative t r a n s i t i o n .  
A t  t he  count of 16, t h e  l a s t  data  b i t  has been placed i n  the  r e g i s t e r  and 
Also, 
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- 
the  generation of PG pulses a r e  changed from BSN (200 cps) t o  the  1-kc depend- 
ency, and the  programable counter i s  r e s e t  t o  count 16 add i t iona l  pulses  of E.. 
m e  f i r s t  16  s e r i a l l y  clock out  t he  da ta  through ~ ~ 1 6  a t  a l-kc r a t e .  A t  count 
16 of the programable counter, CR makes i t s  t h i r d  negative t r a n s i t i o n  and r e s e t s  
the  system. (Fig.  9, 10.) 
- 
Central timing equipment operation.-  The CTE operation f o r  t h e  vehic le  and 
system address i s  similar t o  t h a t  described f o r  an  RTC word, with the  exceptions 
of the  system se l ec t ion  and inh ib i t i ng  of t h e  system re se t t i ng  function. 
When t h e  CTE system i s  selected,  it loads the  programable counter with 
a count of 24. This clocks the  24 information b i t s  of t he  CTE word i n t o  the  
main-bit r e g i s t e r  a t  negative t r a n s i t i o n s  of BSN (200 cps) and puts  out 24 
pulses  on t he  CTE reset l i ne .  
A t  the  count of 0, t h e  l a s t  information b i t  has been clocked i n t o  t h e  
r e g i s t e r  and from t h e  programable counter makes i t s  second negative t r ans i -  
t i on .  Also, t he  generation of FG pulses  a r e  changed from BSN (200 cps) t o  t h e  
20-kc as tab le  dependency causing FG t o  have a 10-kc frequency r a t h e r  than 
200 cps. 
A s  5 re turns  t o  i-6 V, it sets t h e  RA FF. This causes the  following events 
t o  occur, t he  output t o  the  CTE seconds l i n e  i s  enabled, and t h e  s h i f t  pulses  
t o  the  main-bit r e g i s t e r  a r e  disabled.  
been sh i f t ed  i n t o  D R l 9  through DR24 a r e  p a r a l l e l  dumped i n t o  t h e  programable 
counter. 
The f i r s t  6 information b i t s  which have 
The counter counts the  10-kc pulses u n t i l  it reaches t h e  0 count. During 
t h i s  time, these  pulses a r e  output over t he  CTE seconds l i n e  u n t i l  T!R goes t o  
0 V, which causes the  RA FF t o  be cleared.  This i n h i b i t s  a l l  outputs t o  t h e  
CTE equipment, enables da ta  t o  be s h i f t e d  i n  t h e  main b i t  r eg i s t e r ,  again loads 
a p a r a l l e l  count of 6 i n t o  t h e  programable counter, and as the  counter again 
counts t o  0, the  second 6 information b i t s  a r e  s h i f t e d  i n t o  D R l g  through DR24. 
A t  t he  count of 0, these  information b i t s  w i l l  be dumped i n t o  t h e  programable 
counter and CR w i l l  make a negative t r a n s i t i o n  which causes RA FF t o  be s e t .  
A s  the RA FF i s  se t ,  t he  second group of 6 information b i t s  a r e  p a r a l l e l  
dumped in to  the  programable counter, t h e  s h i f t  pulses a r e  inh ib i ted  i n  the  
main-bit r e g i s t e r  and t h e  minutes l i n e  t o  the  CTE i s  enabled. A s  t h e  counter 
counts, the 10-kc FG pulses a r e  output on the  minutes l i n e  t o  the  CTE equipment. 
When t h e  programable counter reaches i t s  programed count, CR makes a negative 
t r ans i t i on  which c l ea r s  t he  RA FF. 
Clearing the  RA FF causes the  output t o  be inh ib i t ed  t o  the  CTE equipment, 
and the  main-bit r e g i s t e r  sh i f t -pulse  ga t e s  a r e  enabled. 
counter i s  once again loaded with a count of 6, and t h e  second count i s  given 
t o  TD1 and TD2 FF r e g i s t e r .  
The programable 
A s  the programable counter again counts t o  0, t he  t h i r d  group of 6 infor-  
mation b i t s  a r e  sh i f t ed  i n t o  the  D R l 9  through DR24. 
gramable counter, CR makes a negative t r a n s i t i o n  which s e t s  RA FF. 
A t  count 0 of t h e  pro- - 
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Again, as t h e  RA FF i s  se t ,  it causes the t h i r d  6- informt ion-b i t s  group 
t o  be p a r a l l e l  loaded i n t o  t h e  programable counter; t he  s h i f t  pulses a r e  
inh ib i ted  i n  t h e  main-bit r eg i s t e r ,  and t h e  hour l i n e  t o  t h e  CTE i s  enabled. 
A s  t h e  counter counts the  10-kc PG pulses, they a r e  output on the  hours 1 .ne  
t o  t h e  CTE equipment. 
makes a negative t r ans i t i on ,  which again clears  t h e  RA FF. 
When t h e  programable counter reaches i t s  0 count, CR 
When c lear ing  t h e  RA FF causes the  output t o  t h e  CTE equipment t o  be in- 
hibi ted,  t h e  main-bj.t r e g i s t e r  sh i f t -pulse  gates a r e  enabled, t h e  programable 
counter i s  loaded with a count of 6, and t h e  t h i r d  count i s  given t o  TD1, 
TD2 FF r e g i s t e r .  
A s  t h e  programable counter again counts t o  0, t h e  four th  group of 6 infor-  
mation b i t s  are sh i f ted  i n t o  D R l 9  through DR24. 
programable counter, CK makes a negative t r ans i t i on  which again s e t s  RA FF. 
A t  t h e  count of 0 of t he  
A s  t h e  RA FF i s  se t ,  t he  four th  6-information b i t s  group a r e  p a r a l l e l  load- 
ed i n t o  t h e  programable counter, t h e  s h i f t  pulses a r e  inh ib i ted  i n  t h e  main b i t  
r eg i s t e r ,  and t h e  day l i n e  t o  t h e  CTE i s  enabled. 
10-kc FG pulses, they a r e  output on the  day l i n e  t o  t h e  CTE equipment. 
t h e  programable counter reaches i t s  programed count, 
s i t i o n  which c l ea r s  t h e  RA FF. 
A s  t h e  counter counts t h e  
When 
makes a negative tran- 
Clearing t h e  RA FF causes the  output t o  t h e  CTE equipment t o  be inhibi ted,  
and t h e  main-bit r e g i s t e r  shif t -pulse  ga tes  a re  enabled. 
er i s  loaded with a count of 6, and the  fourth count i s  given t o  TD1 and T W  FF 
r e g i s t e r .  
The programable count- 
The fou r th  negative t r a n s i t i o n  t o  TD1 and TD2 FF r e g i s t e r  causes TD1 and 
TD2 t o  both be +6 V which q u a l i f i e s  A12 p in  10 t o  r e s e t  t h e  system. 
T e s t  message operation.- The t e s t  message (TM) word i s  similar for t h e  
vehic le  and system address t o  t h a t  discussed f o r  t h e  RTC word, with t h e  excep- 
t i o n  t h a t  t h e  system se lec ted  i s  t h e  TM system. 
it loads t h e  programable counter with a count of 24. 
mation b i t s  of t h e  TMword i n t o  t h e  main-bit r e g i s t e r .  
l as t  data b i t  has been placed i n  t h e  reg is te r ,  and 
counter makes i t s  second negative t r ans i t i on .  Also, t h e  generator of PG pulses 
are changed from BSN (200 cps) t o  t h e  1-kc dependency, and t h e  contents of t h e  
f i r s t  6 information b i t s  are p a r a l l e l  dumped i n t o  the  programable counker. A s  
t h e  counter counts t h e  programed number of pulses,  t h e  remaining 18 b i t s  a r e  
sh i f t ed  i n t o  DR24. 
output t o  t h e  TLM system, and an end of message reset i s  generated. The TLM 
output r e f l e c t s  t h e  contents of 11R24 i n  e i the r  t h e  set or c lea r  s t a t u s  by gen- 
e r a t i n g  a unique 8-b i t  p a r a l l e l  code. 
any b i t  i n  t h e  r e g i s t e r  and ind ica tes  t h e  proper operation of t h e  sub-bit sec- 
t i o n ,  main-bit r e g i s t e r ,  programable counter, and reset function. 
When t h e  TM system i s  selected,  
This clocks t h e  24 infor-  
A t  t h e  count of 0, t he  
from t h e  programable 
A s  t h e  0 count i s  reached, t h e  b i t  which i s  i n  DR24 w i l l  be 
This system permits t he  observation of 
Functions Common t o  A l l  Systems 
Generation of FG s h i f t  pulses.- The sub-bit l e v e l s  a r e  dumped i n t o  t h e  sub- 
b i t  r e g i s t e r  i n  serial form as a b i - leve l  s igna l  from the  sub-bit detecto? 
section. 
timing. A der iva t ive  of t h i s  timing, which i s  a l s o  available,  i s  sub-bit-sync- 
not (SBSN). This s igna l  makes negative t r a n s i t i o n s  a t  a 1-kc r a t e  and i s  phase 
locked t o  t h e  data so t h a t  t h e  negative t r a n s i t i o n s  occur with the  sub-bit 
data  t rans i t ion .  
Other s igna ls  ava i lab le  from t h e  sub-bit detector  a r e  1-kc and 2-kc 
Bit-sync-not operation.- The divide-by-5 counter i s  t r iggered by t h e  
negative t r a n s i t i o n s  of the  SBSN. The output of t h i s  counter i s  AND with 
t h e  1-kc and 2-kc s igna ls  t o  generate an output which makes a negative tran- 
s i t i o n  mid-band of 1-sub-bit data b i t  f o r  each 5 sub-bits and remains a t  0 V 
for  t h e  period of 250 usec then returns  t o  +6 V. 
BSN and i s  used t o  generate t h e  main-bit timing E. 
The A 3  FF divide-by-2'divides 20 kc down t o  10 kc as long as ga te  47 p i n  1 is 
enabled with pin 2 and 4 equal t o  +6 V. 
counter w i l l  lock up so  t h a t  it i s  i n  t h e  c l e a r  s t a t e .  If t h i s  condition occurs 
when it i s  i n  the s e t  s t a t e ,  the  next negative t r a n s i t i o n  of t h e  20-kc a s t a b l e  
s igna l  w i l l  c lear  it and then lock it up i n  t h e  c l e a r  s t a t e .  If it i s  i n  t h e  
c l e a r  s t a t e  already, it w i l l  remain there .  (Fig. 11. ) 
This timing s igna l  i s  termed 
The main-bit timing i s  E. 
When e i t h e r  pin 2 o r  4 i s  0 V, the  
E operation.- FG has three  modes of operation. The f irst  mode w i l l  
generate a negative t r a n s i t i o n  s igna l  which i s  100 usec wide and re turns  t o  
0 V f o r  4.9 milliseconds and then makes another negative t r a n s i t i o n .  
mode, A7 pin  9 = 0 V, A13 pin 9 = 0 V, and A13 pin 8 inhib i ted  = 0 V. 
negative t r a n s i t i o n  of BSN causes the  enable pulse generator ( E E )  FF t o  be 
set enabling A7 pin 1. PG w i l l  be c l e a r  from previous lock up; t h e  f i r s t  
negative t r a n s i t i o n  of t h e  20 kc s e t s  €72. The second negative t r a n s i t i o n  of 
20 kc clears PG making Q go from +6 V t o  0 V; t h i s  i s  a negative t r a n s i t i o n  
which rese ts  FF E E  causing pin & t o  be 0 V which i n h i b i t s  A7 causing TS1 and 
TS2 of PG FF t o  be +6V. 
t inue  with negative t r a n s i t i o n  of BSN. 
For t h i s  
The 
Therefore, A l 3  p i n  9 w i l l  remain 0 V and PG w i l l  con- 
The second mode of operation has a E s igna l  generating a negative 
t r a n s i t i o n  s igna l  which i s  100 usec wide and returns  t o  0 V f o r  0.9 ms and 
then makes another negative t r a n s i t i o n .  
has a I-hc signal,  AI-3 p in  9 i s  +6 V, and RC i s  0 V. 
both clear  and BSN w i l l  have no e f fec t ,  s ince TS1 and TS2 a r e  both +6 V. 
l;kc signal causes EFG pin S t o  make a negative t r a n s i t i o n  s e t t i n g  t h e  EPG FF. 
This enables A7 pin 2.  The 
f i r s t  negative t r a n s i t i o n  of the  a s t a b l e  s e t s  FG FF and t h e  second negative 
t rans i t ion  c lears  €G FF. This causes p in  R of EFG FF t o  make a negative tran- 
s i t i o n  which c lears  it. E E  FF w i l l  remain c lear ,  i n h i b i t i n g  A7  u n t i l  t h e  
next negative t r a n s i t i o n  of t h e  l-kc timing. 
For t h i s  mode of operation, A13 p in  8 
The FG and EFG FF's are 
The 
This appl ies  +6 V t o  TS2 and 0 V t o  TS1 of PG FF. 
The t h i r d  mode of operation has a FG s igna l  which i s  a square wave 10-kc 
period. 
This causes E E  FF t o  be d isqual i f ied  f o r  s e t t i n g  by BSN and a l s o  d i s q u a l i f i e s  
EFG f o r  reset t ing by negative t r a n s i t i o n  a t  Pin R.  Since EFG cannot be rese t ,  
For t h i s  mode of operation, E E  FF has RC + 6, TS1 + 6 V, S = 0 .  
it w i l l  remain i n  the  set state and Q w i l l  be +6 V. 
PG FF w i l l  continue counting t h e  20-kc astable .  This causes PG t o  have a 
100-usec period. 
This leaves A 7  enabled 
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Operation of sub-bit s h i f t  r e g i s t e r  and decoding.- Sub-bits en te r  t h e  
b i t  detector-sub-bit  synchronizer as two complementary dc l eve l s  from the  
output FF i n  t h e  sub-bit detector .  
contain a log ic  1, i f  Q = +6 V and a logic  0, i f  Q = 0 V. 
An FF i n  the r e g i s t e r  i s  designed t o  
and 
The sub-bits are s h i f t e d  i n t o  the  r eg i s t e r  with negative t r a n s i t i o n s  of 
SBSN. 
end of each data sub-bit time, remains a t  0 V f o r  250 usec and then returns  t o  
+6 V u n t i l  t h e  end of t he  next data  sub-bit t i m e .  
This i s  a +6 V l e v e l  which makes a negative t r a n s i t i o n  j u s t  before the  
The f i v e  sub-bits are t r ans l a t ed  in to  a logic  0 b i t  or a logic  1 b i t  by 
gates A4  and A14 ,  respect ively,  before the  vehicle address i s  decoded, and by 
A5 and A l 3  af ter  the  vehicle address i s  decoded. A l l  inputs  t o  these  gates  
must be +6 V f o r  t h e i r  output t o  be 0 V. 
p a r a l l e l ;  therefore ,  i f  e i t h e r  A4 or A5 have a l l  inputs +6V, t h e  common output 
l i n e  w i l l  be 0 V. The common l i n e  between the output of A4 and A5 w i l l  be 0 V 
whenever a log ic  0 i s  decoded. 
A l 3  w i l l  be 0 V whenever a logic  1 i s  decoded, 
The outputs of A4 and A5 are i n  
The common l ine  between t h e  output of  A14 and 
The divide-by-5 counter which controls  the sub-bit sampling is composed 
of SBO, SB1, SB2, and A l g .  The counter functions as a s h i f t  r e g i s t e r  with one 
unique sect ion;  t h a t  i s ,  t h e  two l e v e l  inputs t o  t h e  f i r s t  FF SBO, 
leve ls ,  after t h e  f i rs t  negative t r a n s i t i o n  of  SBSN, w i l l  both be +6 V. 
w i l l  not change states on t h e  second negative t r a n s i t i o n  because both l e v e l  
inputs are +6 V. Figure 8 and table-I indicate  t h e  states of t h i s  counter. 
"he BSN s igna l  i s  created by ANDing Q of SB2 and of SBO with t h e  1-kc and 
2-kc clock outputs of t h e  sub-bit detector .  
~ 2 6  p in  9 (BSN) w i l l  be 0 V. 
These 
SBO 
When a l l  of these  inputs  are +6 V, 
Errors which may occur i n  sub-bit decoding: Two types of e r ro r s  occur i n  
t h e  sub-bit  decoder sampling u n i t ,  
ga t e  A l 7 .  This ga te  ind ica tes  an e r r o r  by its output going t o  0 V. 
occurs when e i t h e r  inputs  2, 4, 6, or 3, 7, 9 are +6 V. If both sets of inputs  
have one log ic  0 i n  each set, t h e  output w i l l  remain +6 V, ind ica t ing  no e r ro r .  
One form of e r r o r  occurs when a b i t  i s  decoded and a sampling pulse  is  not 
present .  
by A17 when inputs  2, 4, 6 are +6 V, 
divide-by-5 counter except sub-bit count 3 when it is 0 V. 
only when a b i t  i s  decoded. Therefore, if a b i t  decodes when the re  i s  no 
i n h i b i t  on p in  6, t he  output of FF A17 w i l l  be 0 V ind ica t ing  an e r r o r  which 
resets t h e  counter and t h e  system. The second form of e r r o r  occurs when t h e  
divide-by-5 counter generates a sample pulse and a b i t  has not been decoded. 
This occurs when the  inputs  5, 7 ,  9, t o  A17 a r e  a i l  +6 V. During t h e  period 
while no b i t  i s  detected,  inputs 7 and 9 a r e  +6 V. Pin 5 w i l l  be 0 V except 
during t h e  sample t i m e  when it goes t o  +6 V ,  During t h e  sample time, if no 
b i t  i s  detected,  7 and 9 w i l l  be +6 V and pin 5 will go t o  +6 V causing the  
output of A17  t o  be 0 V,which ind ica tes  an error that resets the  counter and 
system. 
They are both detected by t h e  composite NAND 
This 
This type of e r r o r  i s  termed e r ro r  wrong time (EWT) and i s  detected 
Pin 6 w i l l  be +6 V f o r  a l l  counts of t h e  
Pin 2 w i l l  be +6 V 
This type of e r r o r  i s  known as error b i t  not cor rec t  (EBNC). 
An inhibit  s igna l  i s  provided by t h e  divide-by-4 counter a t  t h e  second 
negative t r a n s i t i o n  of m. 
detection system after t h e  information port ion of t h e  RTC or  da ta  word i s  
sh i f ted  i n t o  the  m i n - b i t  r e g i s t e r  u n t i l  t h e  system i s  r e s e t .  
negative t r a n s i t i o n  of CK causes A16 p in  3 t o  be 0 V. 
detection c i r c u i t s  of t h e  sub-bit de tec tor  A17 u n t i l  r e s e t  t i m e  by making A17 
pin 4, 7 equal t o  o V. 
This i n h i b i t  s igna l  d i sab les  t h e  sub-bit e r r o r  
The second' 
* 
This d isab les  the  e r r o r  
Vehicle address decodinq.- The 
decoder reg is te r ,  and a t  t ha t  time, 
i n i t i a t e d  by E. This ga te  w i l l  be 
both +6 V. 
detected log ic  b i t s  a r e  sh i f t ed  i n t o  t h e  
Al pin 3 makes a negative t r a n s i t i o n  
inh ib i ted  whenever A29 pin  7 and 10 a r e  
The f i rs t  3-detected-bit l e v e l s  represent  t h e  vehicle  address.  These 
l eve l s  a re  sh i f t ed  i n t o  t h e  main b i t  r e g i s t e r  with t r a n s i t i o n s  of E. The 
vehicle  address i s  continuously decoded as t h e  3 b i t s  a r e  sh i f t ed  i n t o  t h e  
r eg i s t e r .  There are e ight  NAND gates  which decode a l l  e ight  possible  s t a t e s  
of these 3 b i t s .  These outputs a r e  A0 through A7.  
launched, it i s  necessary t o  hard w i r e  a connection from t h e  output of one of 
t h e  gates which represents  t h a t  unique vehicle  address t o  A24 p in  5. 
t h i r d  b i t  i s  sh i f t ed  i n t o  t h e  r eg i s t e r ,  one of t h e  e ight  gates  output l e v e l  
goes t o  0 V and s tays  a t  0 V u n t i l  t he  fourth b i t  i s  sh i f t ed  i n t o  t h e  r e g i s t e r .  
If t h e  wire was placed between t h e  ga te  whose output goes t o  0 V, it w i l l  place 
t h e  0 V on A24 p in  5. 
address FF i s  s e t .  This FF w i l l  remain set  u n t i l  system reset occurs. The 
vehicle  address FF serves th ree  funct ions.  Before t h e  vehicle  address FF i s  
se t ,  the  sub-bit  decoding i s  done by A4 and A14 because i s  +6 V and VA i s  
0 V inh ib i t ing  A5 and A13. After t h e  vehic le  address i s  decoded, i s  0 V 
inh ib i t ing  A4 and Al4, and VA i s  +6 V enabling A5 and Al3. This causes t h e  
decoding t o  be done by A5 and Al3. The vehic le  address FF, a f t e r  it i s  s e t ,  
Before t h e  vehic le  i s  
A s  t he  
When A24 pin T makes a negative t r ans i t i on ,  t h e  vehic le  
enables 
+6 v. It 
Gate 
a count-3 
inhibi ted 
which was 
counter. 
then load 
the  s h i f t  ga t e  f o r  t h e  programable counter A25 pin  5 with VA being 
a l s o  inhibi ts  A34 p in  2. 
A34 pin 2 has been repeatedly s e t t i n g  DR23, DR24 which i s  loading 
code i n t o  t h e  programable counter; however, t he  counter has been 
from s h i f t i n g  u n t i l  t h e  VA FF i s  s e t .  The l as t  count of t h e  3-code 
loaded i n t o  t h e  b i t  r e g i s t e r  w i l l  be dumped i n t o  t h e  programable 
When enabled by VA, a count of 3 addi t iona l  t r a n s i t i o n s  of FG w i l l  
t he  system address (3  b i t s )  i n t o  t h e  r e g i s t e r .  
Divide-by-4 counter operation .- Before t h e  system address i s  decoded, t h e  - 
divide-by-4 counter i s  i n  t h e  r e s e t  s t a t e .  CR makes i t s  f i rs t  negative t ran-  
s i t i o n  and the  divide-by-4 counter counts 1, loading t h e  system se lec ted  i n t o  
t h e  S r eg i s t e r .  
and tab le  11. 
The states of t h e  divide-by-4 counter a r e  shown i n  f igu re  9 
Decoding sequence f o r  system select ion.-  The system i s  decoded by t h e  
same eight NAND gates  which decoded t h e  vehic le  address.  
remain at +6 V u n t i l  one of them decodes t h e  p a r t i c u l a r  system address.  This 
ga t e  outputs 0 Vwhich i s  a dc s t ee r ing  level t o  one of t h e  e ight  s torage FF. 
These e igh t  ga tes  
16 
The remaining S FF w i l l  have both levels  (TS1 and TS2) equal t o  +6 V. 
'When the  divide-by-4 counter counts 1, it generates a negative t r a n s i t i o n  
t r i g g e r  a t  p in  T of a l l  t h e  s torage FF's i n  the  r e g i s t e r .  
have'both inputs  +6 V w i l l  not be a f fec ted .  
TS1 and +6 V t o  TS2 w i l l  be s e t .  
The other FF's i n  the  S r e g i s t e r  w i l l  remain c l ea r .  
A l l  t he  FF's which 
The FF which has 0 V applied t o  
This causes i t s  output pin & t o  be +6 V. 
Programable counter operation.- The sequence of loading t h e  programble 
counter i n  the  main-bit r e g i s t e r  has been operating continuously from r e s e t  
t i m e  u n t i l  t h e  vehicle  address FF has been se t .  Before t h e  vehic le  address i s  
decoded, V?T i s  -6 V; therefore ,  each t i m e  E i s  +6 V, 10 i s  0 V. 
t r a n s i t i o n s  of 10 s e t  DR23, DR24 i n  t h e  ma in -b i t  r e g i s t e r .  
These negative 
The programable counter remains inact ive except f o r  p a r a l l e l  loading 
s ince  t h e  s h i f t  pulses a r e  inh ib i ted  by VA being 0 V u n t i l  t he  vehicle  address 
i s  decoded. 
be 0 V which causes t o  be +6 V. 
The r e s e t  s t a t e  of t h e  programable counter causes p in  2 of A 8  t o  
Each time 10 i s  0 V, CR i s  +6 V. 
The loading of count 3 i n t o  t h e  programable counter i s  achieved when the  
vehicle  address i s  decoded. 
t h e  counter; however, as it i s  t ransferred,  it causes PCO and PC1 t o  c l ea r  and 
PC2, PC3, PC4, and PC5 t o  s e t .  
negative t r a n s i t i o n .  The programable counter has been inh ib i ted  p r i o r  t o  t h e  
vehicle  address decoding; however, it w i l l  now begin t o  receive s h i f t  pulses 
s ince VA i s  decoded as +6 V. On count 3 of t he  programable counter, 
negative t r a n s i t i o n  which causes t h e  divide-by-4 counter t o  count 1. This 
causes A26 pin  3 t o  make a negative t r ans i t i on  which loads t h e  S r e g i s t e r .  
negative t r a n s i t i o n  w i l l  l a s t  f o r  50 usec which causes CR t o  be +6 V. 
t o  0 V which i s  a negative t r a n s i t i o n .  
a r e s e t  s t a t e  f o r  a count determined by t h e  s t a t e  of D R l 9  through DR24. 
f igu re  11 and t a b l e  I11 for programable operation of count 3 and 6. 
f igu re  12 f o r  t h e  programable counter sequence for t h e  count of 32. 
This s e t s  DR24, DR23 which i s  p a r a l l e l  loaded i n t o  
This loading i s  accomplished by CR making a 
makes a 
This 
CR goes 
See 
This re loads t h e  programable counter t o  
See 
Functions Unique t o  Each System 
RTC word sequence.- The f i r s t  negative t r a n s i t i o n  of E causes t h e  divide- 
by-4 counter t o  count 1 and load t h e  RTC system i n t o  t h e  S r e g i s t e r .  
causes S7 t o  be s e t  and pin Q i s  +6 V. 
be p a r a l l e l  loaded with t h e  count of 6, which s h i f t s  t h e  s e r i a l  information 
i n t o  t h e  main b i t  r eg i s t e r ,  DR1 through DR6. 
This 
This causes t h e  programable counter t o  
It should be noted t h a t  E count 1 occurred a t  t h e  t i m e  t h e  system address 
w a s  decoded and t h a t  TJR count 2 w i l l  not occur u n t i l  t h e  end of 6 more b i t  times. 
The 6 add i t iona l  s h i f t  pulses w i l l  load the  r e g i s t e r  with t h e  information por- 
t i o n  of t h e  RTC word. It can be seen from f igu re  9 t h a t  A29 pin 1 i s  0 V from 
r e s e t  t i m e  u n t i l  makes i t s  second negative t r a n s i t i o n .  This i n h i b i t s  t he  
RTC r e l ay  matrix u n t i l  t h e  second negative t r a n s i t i o n  of 
if the  RTC system has been selected.  
and w i l l  only occur 
- 
At this time, CR of the programable counter makes its second negative 
transition which causes the divide-by-4 counter to count 2. 
can be seen at count 2, A29 pin 7 changes to +6 V and A29 pin 10 has been +6 V 
since the RTC selection at count 1. 
system reset, inhibiting any further Fc; shift pulses from the main-bit register. 
(Fig. 12.) 
From figure 7, it ' 
This causes A29 pin 9 to be 0 V until' 
The RTC relay selection is achieved by applying ground to one side of the 
relay coil by causing a transistor switch to saturate; +28 V is applied to a 
100-ohm resistor on the other side causing a transistor emitter follower to 
saturate. 
another for resetting. 
The relays are bi-polar latching type, with one coil for setting and 
The real-time command is shifted into the main-bit register with the most 
significant bit entering first. This causes the bits to be arranged with the 
most significant bit in DR6 and the least significant in DR1. Table IV i.ndi- 
cates this relationship of the 6 bits shifted into the register with respect 
to the octal code which they represent. 
After the 6 bits of the RTC command have been shifted into the register, 
the output of A29 pin 1 goes to +6 V, enabling the emitter follower set, reset, 
drivers, and selecting the proper relay. 
- 
After the 6 information bits have been shifted into the register, CR makes 
its second negative transition and resets the programable counter for a count 
of 6 by resetting DRl9 through DR21 and DR24 and setting DR22 and DR23. This 
clears the programable counter loading a count of 6. 
negative transition of ~ 2 6  pin 10. 
will be +6 V. 
counts 3, and PRSl and PRS2 will both be +6 V; therefore, when CR returns to 
0 V, the system is reset. 
The system is reset by a 
At the third negative transition of m, the divide-by-4 counter For this condition, A21 pin 1, 4, and 6 
The TLM output functions to supply data concerning the digital section to 
the TLMtransmitter. 
EOMR (end of message reset) signal. As the system is resetting, the EOMR makes 
a negative transition and if TS1 of Al5 is 0 V, it will be set or if TS1 of 
Al9 is 0 V, it will be set. EOMR also triggers a 55 msec one shot which will 
It uses an &line output code which is updated by each 
reset the FF's after 
55 msec. If the RTC 
TS1 of Al5 will be 0 
and A19 to be set by 
Bit no. 1 
Status 0 
55 msec. 
command was set, S3 will be 0 V and since SO is 0 V, then 
V, and TS1 of Alp will be 0 V. 
EOMR. The output will be: 
This leaves-the code on the output lines for 
This will cause both A15 
2 3 4 5 6 7 8 
+6 0 +6 +6 0 +6 +6 
It will remain for 55 msec after the system is reset. 
to: 
It will then be reset 
Bit no. 1 2 3 4 5 6 7 8 
Status +6 0 +6 0 0 +6 0 0 
Computer word sequence.- The computer word sequence i s  i d e n t i c a l  t o  t h e  
RTC word f o r  t h e  sub-bit  decoding, vehicle  address and system select ion.  
only difference i s  that t h e  system selected is  t h e  AGC system instead of t h e  
RTC system. 
The 
The f i r s t  negative t r a n s i t i o n  of causes t h e  divide-by-4 counter t o  
count 1 and load the  AGC system i n t o  t h e  S r e g i s t e r .  
ab le  counter t o  be p a r a l l e t  loaded with the  count of 16 which s h i f t s  the word 
i n  s e r i a l  form through the  main b i t  r e g i s t e r  through ~ ~ 1 6 .  
the  programable counter makes i t s  second negative t r a n s i t i o n  which causes t h e  
divide-by-4 counter t o  count 2. (Fig 13. ) 
This causes t h e  program- 
- 
A t  t h i s  time, CR of 
This causes A29 p in  8 t o  be +6 V. 
This disables  t h e  e r r o r  de tec t ion  c i r c u i t s  of t h e  sub-bit detector  A17 
Since t h e  RTC system u n t i l  r e s e t  time by making A17 pin 7, 4 equal t o  0 V. 
has not been selected,  A29 pin 9 w i l l  remain a t  +6 V which permits FG pulses 
t o  continue s h i f t i n g  da ta  i n t o  t h e  main-bit r e g i s t e r  through Al pin  3. 
A t  t h e  time t h e  AGC system i s  selected t h e  following conditions e x i s t :  - S7 remains +6 V, S4 remains 0 V, SO r e w i n s  a t  0 V, and s ince S3 w a s  se lected 
it goes from 0 V t o  +6 V u n t i l  reset t i m e .  
s i t i o n  of m, or count 2 of t h e  divide-by-4 counter, EFG pin  TS1 w a s  0 V which 
qua l i f ied  BSN t o  s e t  EFG with i t s  negative t r a n s i t i o n .  
i s  +6 V which causes EPG p i n  TS1 t o  be -1-6 Vwhich i n h i b i t s  any f u r t h e r  tran- 
s i t i o n s  of BSN from s e t t i n g  EX. EPG w i l l  be s e t  a f t e r  count 2, by the  nega- 
t i v e  transition of 1-kc signal, through A13 pin 8. B c h  time EPG is set, A 7  
p in  2 goes t o  +6 V qual i fying the  20-kc as tab le  t o  set PG, t h e  second nega- 
t i v e  t r a n s i t i o n  of t h e  20-kc astable c l e a r s  PG, causing p in  Q t o  make a nega- 
t i v e  t r a n s i t i o n ,  r e s e t t i n g  EPG. This causes A7 p in  2 t o  i n h i b i t  PG u n t i l  EPG 
i s  s e t  again. The r e s u l t  of t h i s  ac t ion  i s  t h a t  the  computer word i s  clocked 
i n t o  t h e  b i t  r e g i s t e r  a t  negative t r a n s i t i o n s  of BSN (200-cps r a t e )  and i s  
clocked out of t h e  b i t  r e g i s t e r  a t  negative t r a n s i t i o n s  of 1-kc ( 1-kc r a t e ) .  
Before t h e  second negative tran- 
After count 2, pRS2 
 
When t h e  programable counter reaches a count of 0, CR makes i t s  second 
negative t r a n s i t i o n .  
t o  a reset s t a t e .  
This causes the programable counter t o  be parallel loaded 
This w i l l  r equi re  PG t o  make 16 negative t r a n s i t i o n s  f o r  5 t o  make a 
t h i r d  negative t r a n s i t i o n  and r e s e t  t h e  system. 
i n t o  t h e  r e g i s t e r ,  E w i l l  run a t  a 1-kc r a t e .  
16 addi t iona l  counts of FG a t  a 1-kc rate. 
accomplished by A 2 1  p i n  9 going t o  +6 V. 
After t h e  16 b i t s  a r e  s h i f t e d  
The system w i l l  be r e s e t  a f t e r  
The r e s e t t i n g  of t h e  system i s  
If an AGC word w a s  transmitted,  S 3  w i l l  be  +6 V and the  output of A10 
pin  8 i s  0 V. This causes A10 pin 9 and pin 1 t o  apply +6 V t o  TS1 of A15 and 
TS1 of Al9. A t  
t h e  end of message t i m e ,  EOMR makes a negative t r a n s i t i o n  which s e t s  Al?, Al9. 
This outputs t h e  following code: 
After  t h e  computer word i s  accepted, A10 p i n  5 goes t o  0 V. 
B i t  no. 1 2 3 4 5 6 7 8 
Status  0 +6 0 +6 +6 0 +6 i-6 
After 55 msec it w i l l  be reset, outputting: 
B i t  no. 1 2 3 4 5 6 7 a 
s t a tus  +6 0 +6 0 0 +6 0 0 b 
If the AGC da ta  accept  s igna l  i s  not actuated,  TS1 of Al?, Alg w i l l  be 
+6 V, and t h e  FF w i l l  remain r e s e t  a t  EOMR t i m e  with the  code being as follows: 
B i t  no. 1 2 3 4 3 6 7 8 
Status +6 0 +6 0 0 +6 0 0 
CTE word sequence.- The CTE word sequence i s  i d e n t i c a l  t o  the  RTC word 
sequence f o r  t h e  sub-bit  decoding, vehicle  address, and system se lec t ion .  
only difference i s  t h e  system selected i s  t h e  CTE system instead of t h e  RTC 
system. 
The 
The f i r s t  negative t r a n s i t i o n  of E causes t h e  divide-by-4 counter t o  
count 1 and loads t h e  decoded CTE system address i n t o  t h e  S r e g i s t e r .  
ac t ion  causes PRS 1 t o  be +6 V and a l so  S4 t o  be +6 V. This enables All pin  6 
so t h a t  as PG re turns  t o  +6 V, t h e  CTE system i s  r e s e t .  The CTE system w i l l  
continue being r e s e t  with E, making pos i t ive  t r ans i t i ons ,  u n t i l  TJK makes a 
t h i r d  negative t r a n s i t i o n  causing PRS 1 t o  be 0 V, i nh ib i t i ng  t h i s  r e s e t t i n g  
funct ion of A 2 1  p in  9. Then t h e  system w i l l  not be r e s e t  a t  t h e  t h i r d  negative 
t r a n s i t i o n  of CK. The loading of t h e  CTE system a l s o  causes t h e  programable 
counter t o  be p a r a l l e l  loaded with t h e  count of 24 which s h i f t s  t h e  information 
port ion of t h e  word i n t o  t h e  main-bit r e g i s t e r .  
s e t t i n g  DR20, DR21 which w i l l  be t ransfer red  i n  p a r a l l e l  t o  t he  programable 
counter.  This c l ea r s  PC3, PC4 and s e t s  PCO, PC1, PC2, PC? which loads t h e  
count of 24. A f t e r 2 4  addi t iona l  pulses of PG have been counted by t h e  pro- 
g ramble  counter, CR makes i t s  second negative t r ans i t i on .  This causes t h e  
divide-by-4 counter t o  count 2. 
This 
This i s  accomplished by 
The generation of E pulses is cont ro l led  by S4 and PRS2. Before E makes 
This a second negative t r ans i t i on ,  PRS2 i s  0 V which places 0 V on A 8  RC. 
qua l i f i e s  EPG FF t o  be r e s e t  by Q of t h e  E FF mking  a negative t r a n s i t i o n .  
Before 
PRS 2 = 0 V, S3 = 0 V, SO = 0 V. 
TS1 = 0 V, S = 0 V, RC = 0 V. 
counts 2, t h e  following voltages ex i s t :  S4 = +6 V, S7 = +6 V, 
This appl ies  t o  t h e  following l e v e l s  of EPG: 
Each negative t r a n s i t i o n  of BSN sets EPG which enables A7 p in  2.  The 
first negative t r a n s i t i o n  of t h e  20-kc a s t ab le  s e t s  E. 
of t h e  20-kc a s t ab le  c l ea r s  PG which causes a negative t r a n s i t i o n  a t  pin R Of 
EPG, thereby clear ing EPG. This inh ib i t s  A7 and no fur ther  20-kc pulses w i l l  
a c t i v a t e  the FG FF u n t i l  t h e  next negative t r a n s i t i o n  of BSN which sets EPG 
and repeats t h i s  sequence. After count 2 of m, PRS 2 i s  +6 V which w i l l  apply 
the  following l e v e l s  t o  FF EPG: 
EPG FF t o  be d isqual i f ied  f o r  s e t t i n g  by BSN and a l s o  d i s q u a l i f i e s  EFG f o r  
r e se t t i ng  by negative t r a n s i t i o n s  a t  p in  R.  
remain i n  t h e  set  state and Q w i l l  be +6 V. 
w i l l  continue counting the  20-kc a s t ab le .  
period rather  than a 1/2OO-cps period. 
The second t r a n s i t i o n  
RC = +6 V, TS1 = +6 V, S = 0 V. This causes 
Since EFG cannot be reset, it w i l l  
This leaves A7 enabled and PG FF 
This causes PG t o  have a l/lO-kc 
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A t  count 2 of t h e  divide-by-4 counter, PRS2 goes t o  +6 V. This cauEes the  
'output of A7 pin 9 t o  be +6 V. This enables A7 p in  5; therefore ,  when goes 
t o  0 V, A7  p in  8 w i l l  make a negative t r ans i t i on  s e t t i n g  the  RA FF and loading 
the  :ontents of t h e  main b i t  r eg i s t e r ,  D R l p  through DR24, i n t o  the  programable 
counter.  The programable counter i s  p a r a l l e l  loaded with t h e  count of 6 by 
s e t t i n g  DR22, DR23, and c lear ing  DRlg, DR20, DR21, and DR24. When t h e  RA FF 
i s  se t ,  RA goes t o  0 V; t h i s  i n h i b i t s  E pulses from s h i f t i n g  da ta  i n t o  t h e  
main b i t  r e g i s t e r .  Also, t he  RA FF enables t h e  seconds l i n e  t o  the  CTE equip- 
ment so t h a t  as PG pulses  a r e  counted by the programable counter, there  w i l l  
be an output on t h e  seconds l i n e  t o  the  CTE. This i s  accomplished by TD1, TD2 
FF's being i n  the  r e s e t  s t a t e  and FF RA p i n  Q = 0 V. When the  programable 
counter reaches i t s  programed count, CR makes i t s  t h i r d  negative t r a n s i t i o n .  
This c l ea r s  t h e  RA FF which loads the  count of 6 i n t o  the  programable counter. 
RA goes t o  +6 V which enables the  E s h i f t  pulses t o  s h i f t  da ta  i n  the  main-bit 
r e g i s t e r .  Also, a s  RA FF i s  cleared, pin &makes a negative t r a n s i t i o n  giving 
count 1 t o  t h e  TD1, TD2 s h i f t  r e g i s t e r .  Thc:; Q of t h e  RA FF goes t o  +6 V which 
i n h i b i t s  any pulses  t o  t h e  CTE equipment. ,Fig, 14. )  
- 
A s  the  programable counter counts t o  0, t h e  second group of 6 information 
b i t s  a r e  sh i f t ed  i n t o  t h e  main-bit reg is te r ,  D R l 9  through DR24. 
of 0, makes i t s  fou r th  negative t r a n s i t i o n  which s e t s  t he  RA FF. Then Fb4 
FF i s  s e t  and goes t o  0 V which i n h i b i t s  s h i f t i n g  data i n  t h e  main-bit 
r e g i s t e r .  
CTE equipment. 
programable counter. 
A t  the  count 
Then Q goes t o  0 V which enables t h e  minutes output l i n e  t o  the  
It a l s o  p a r a l l e l  loads t h e  second 6 information b i t s  i n t o  t h e  
A s  t he  programable counter counts t h e  FG pulses, they a r e  output t o  t h e  
When t h e  programable counter reaches i t s  programed CTE on t h e  minutes l i n e .  
count, CR makes i t s  f i f t h  negative t r a n s i t i o n  which c l ea r s  t he  RA FF. 
i s  cleared, t h e  output t o  the  CTE i s  inhibi ted and t h e  s h i f t  pulses t o  t h e  
main-bit r e g i s t e r  a r e  enabled. 
ab le  counter and TD1, TD2 receives  t h e  second count. 
FG pulses  u n t i l  count 0 when CR makes i t s  s ix th  negative t r a n s i t i o n  which s e t s  
t he  RA FF. 
t h e  main-bit r e g i s t e r .  
output l i n e  t o  t h e  CTE equipment. 
mation b i t s  i n t o  t h e  programable counter. 
-
A s  FA FF 
Then t h e  count of 6 i s  loaded i n t o  the  program- 
The counter counts 
The RA FF i s  s e t  and RA goes t o  0 V which i n h i b i t s  s h i f t i n g  da ta  i n  
The ?J of the  RA FF goes t o  0 V and enables the  hours 
It a l s o  p a r a l l e l  loads the  t h i r d  6-b i t  infor-  
A s  the  programable counter counts the PG pulses, they a r e  output t o  the  
CTE on the  hours l i n e .  When t h e  programable counter reaches i t s  0 count, CR 
makes i t s  seventh negative t r a n s i t i o n  which c l ea r s  t he  RA FF. 
c lears ,  t h e  output t o  t h e  CTE i s  inhibi ted,  t h e  s h i f t  pulses  t o  the  main-bit 
r e g i s t e r  are enabled. The count of 6 i s  loaded i n t o  t h e  programable counter 
and TD1, TD2 receive t h e  t h i r d  negative t r ans i t i on  count. 
FG pulses  u n t i l  count 0, when CR makes i t s  e ighth  negative t r a n s i t i o n  which 
sets t h e  RA FF. The RA FF is  s e t  and RA goes t o  0 V which i n h i b i t s  s h i f t i n g  
da ta  i n t o  t h e  main-bit r e g i s t e r  and a goes t o  0 V whlch enables the  days output 
l i n e  t o  the  CTE. It a l s o  p a r a l l e l  loads t h e  four th  group of 6 information b i t s  
i n t o  t h e  programable counter.  A s  t h e  programable counter counts t h e  PG pulses,  
they a r e  output on t h e  CTE on t h e  days l i ne .  
reaches i t s  programed count, makes i t s  seventh negative t r a n s i t i o n  which 
AS t he  RA FF 
The counter counts 
When t h e  programable counter 
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c l e a r s  the RA FF. 
t h e  s h i f t  pulses t o  t h e  main b i t  r e g i s t e r  a r e  enabled. The count of 6 i s  loacled 
i n t o  t h e  programable counter and TD1, TD2 receive t h e  four th  negative t r a n s i t i o n  
count. 
both become +6 V. 
negative t r a n s i t i o n .  
A s  t h e  RA FF c lears ,  t h e  output t o  t h e  CTE i s  inhibi ted,  and 
A s  TD1, TD2 receive t h e  fourth negative t r a n s i t i o n  count, TD1 an& TD2 
This q u a l i f i e s  A 2 1  pin 9 t o  r e s e t  t h e  system when R 3  mikes a 
When CR re turns  t o  0 V, A24 pin 3 goes t o  +6 V and A29 pin  8 goes t o  0 V 
which i s  R3.  This r e s e t s  the  system. 
TMword sequence.- The TM word sequence i s  i d e n t i c a l  t o  the  RTC word 
sequence f o r  the  sub-bit decoding, vehicle  address, and system se lec t ion .  The 
only difference i s  t h e  system selected i s  the  TM system instead of t h e  RTC 
system. 
The f i r s t  negative t r a n s i t i o n  of causes t h e  divide-by-4 counter t o  
count l a n d  load t h e  S r e g i s t e r  by s e t t i n g  SO. 
s e t s  DR20, DR21, loading t h e  count of 24 i n t o  t h e  programable counter. 
makes a negative t r a n s i t i o n ,  t h i s  count i s  p a r a l l e l  loaded i n t o  t h e  programable 
counter. As  t h e  counter counts t o  0, the  FG pulses a r e  s h i f t i n g  t h e  24 infor- 
mation b i t s  i n t o  the  main r e g i s t e r .  
This causes Scr t o  be 0 V which 
A s  CR 
Before t h e  24th pulse i s  counted, t h e  FG pulses a r e  generated as follows: 
SO = 0 V, PRS2 = 0 V, 3'7 = +6 V, S4 = 0 V. 
on 
makes a negative t r a n s i t i o n  which s e t s  EPG FF mking  pin Q +6 V. 
A7 NAND gate  which places 0 V on TS1 of PG. 
by t h e  next negative t r a n s i t i o n  of the 20-kc a s t a b l e .  The PG FF i s  set  which 
causes Q t o  be +6 V and t o  be 0 V. This appl ies  0 V t o  TS1 and +6 V t o  TS2. 
The second r\.egative t r a n s i t i o n  of t h e  20-kc a s t a b l e  FF c l e a r s  the  PG FF which 
causes p i n  Q t o  make a negative t r a n s i t i o n  which r e s e t s  t h e  EFG FF by pin R 
making a negative t r a n s i t i o n .  Then EFG w i l l  remain r e s e t  u n t i l  t h e  next neg- 
a t i v e  t r a n s i t i o n  of BSN. 
This places t h e  following l e v e l s  
If PG and EPG FF's are c lear ,  BSN FF: RC = 0 VJ TS1 = 0 v, s = 0 V.  
This enables 
This q u a l i f i e s  PG FF t o  be set 
After the 24 information b i t s  a r e  s h i f t e d  i n t o  t h e  main-bit r e g i s t e r ,  and 
This causes PRS2 t o  become +6 V and s ince t h e  
A t  t h e  second negative t r a n s i t i o n  
a t  t h e  count of 0, CR makes i t s  second negative t r a n s i t i o n  which causes t h e  
divide-by-4 counter t o  count 2. 
TM system was selected,  SO w i l l  be +6 V. 
generated by t h e  1-kc negative t r a n s i t i o n s .  
of CR, the following l e v e l s  w i l l  be  es tabl ished a t  t h e  EFG FF: 
6 V ,  R C = O V ,  S = l k c .  
This causes t h e  PG pulses t o  be 
TS1 w i l l  be 
If both EFG and FG are cleared, t h e  f i r s t  negative t r a n s i t i o n  of t h e  1 kc 
s e t s  EFG FF. 
f i r s t  negative t r a n s i t i o n  of t h e  20-kc a s t a b l e  w i l l  se t  FG FF. 
0 V t o  TS1 and +6 V t o  TS2. This second negative t r a n s i t i o n  of t h e  20-kc asta- 
b l e  c lears  t h e  PG FF causing pin Q of PG t o  make a negative t r a n s i t i o n .  
w i l l  reset EPG because RC i s  0 V. Since EPG FF i s  cleared,  A7  w i l l  remain d i s -  
abled u n t i l  EPG i s  s e t  by t h e  next negative t r a n s i t i o n  of t h e  1-kc t i m a  
This causes PG pulses t o  be dependent upon the negative t r a n s i t i o n  of 1-kc 
timing a f t e r  the second negative t r a n s i t i o n  of c?i. 
This causes p in  Q t o  be +6 V which enables A7 NAND ga te .  The 
This appl ies  
This 
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The second negative t r a n s i t i o n  of 5 dumps the  f i r s t  6 b i t s  of t h e  24 in- 
formation b i t s  i n t o  the  programable counter which were s h i f t e d  in to  D R l 9  
through DR24. A s  the  programable counter counts t o  the programed count, the  
remaining 18 information b i t s  a r e  shif ted through D R l 9  t o  DR24. 
- 
When the  count i s  reached, CR makes i t s  t h i r d  negative t rans i t ion ;  t h i s  
causes A 2 1  t o  produce an EOMR s ignal  which rese ts  t h e  system. 
A s  the  system i s  rese t ,  the  contents of DR24 and a r e  loaded i n t o  t h e  
TLM output storage FF A and B. 
A t  the  EOMR time, i f  DR24 i s  se t ,  the  TLM output w i l l  be: 
B i t  no. 1 2 3 4 5 6 7 8 
Status +6 0 +6 +6 +6 0 0 o ( t e s t  
message A) 
code 
A t  t h e  EOMR time, i f  DR24 i s  clear ,  the TIN output w i l l  be: 
B i t  no. 1 2 3 4 5 6 7 8 
Status  0 +6 0 0 0 +6 0 o ( t e s t  
After 55 msec, the  1 shot w i l l  r e s e t  the TLM A and B FF's and t h e  output 
w i l l  be: 
message B) 
B i t  no. 1 2 3 4 5 6 7 8 
Status  -1-6 0 +6 0 0 +6 0 0 ( standby 
condition) 
These messages w i l l  remain a t  the  TLM output f o r  55 msec u n t i l  pin Q r e s e t s  
Al5, Alg. This i s  a v e r i f i c a t i o n  t h a t  t h e  sub-bit reg is te r ,  main-bit r e g i s t e r ,  
vehicle  decoding, and system decoding system a r e  operational.  
SUMMARY OF FUNCTIONS USED I N  DECODER 
From t h e  analysis,  the  following charac te r i s t ics  of word format can be 
established: 
RTC Command 
Vehicle address System address Information sect ion 
1 2 3  4 5 6  7 8 g io 11 12 
The vehicle  address i s  sh i f ted  with BSN, a 200-cps s igna l  requiring 15 msec. 
The system address i s  s h i f t e d  with BSN and requires  13 msec. The RTC infor- 
mation i s  s h i f t e d  with BSN, a 200-cps signal requir ing 30 msec. 
command actuat ion s igna l  i s  present f o r  6 counts of t h e  E i n  the  programable 
counter which occurs a t  200 cps. Total  time required i s  90 msec. A t  the  end 
of t h i s  t i m e ,  the  system i s  r e s e t .  (Fig. 15. ) 
The RTC 
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AGC Command 
Vehicle address System address Information sect ion 
1 2 3  4 5 6  7 8 9 io 11 12 13 
1 4  15 1 6  17 18 19 
20 21 22 
The vehicle address i s  s h i f t e d  a t  negative t r a n s i t i o n s  of BSN, a 200-cps 
s igna l ,  time required i s  15 msec. 
t r ans i t i ons  of BSN, a 200-cps signal,  time required i s  15 msec. The informa- 
t i o n  section (16 b i t s )  i s  sh i f t ed  i n t o  the  main-bit r e g i s t e r  a t  negative t ran-  
s i t i o n s  of BSN, a 200-cps s ignal ,  time required i s  80 msec. The information 
sect ion (16 b i t s )  i s  sh i f t ed  i n t o  the  computer with 16  PG pulses a t  negative 
t r ans i t i ons  of t h e  1-kc timing requir ing 16 msec. 
126 msec. 
The system address i s  sh i f t ed  a t  negative 
Total  time required i s  
CTE Command 
Vehicle address System address Seconds information 
1 2 3  4 5 6  7 8 9 io 11 12 
Minutes information Hours information 
13 14 15 16 17 18 19 20 21 22 23 24 
Days information 
25 26 27 28 29 30 
The vehicle address i s  s h i f t e d  a t  negative t r a n s i t i o n s  of BSN, a 200-cps 
s igna l  requiring 13 msec. The system address i s  sh i f t ed  a t  negative t r a n s i t i o n s  
of BSN, a 200-cps s igna l  requir ing 15 msec. 
negative t r ans i t i ons  of BSN, a 200-cps s igna l  requir ing 120 msec. 
The 24 da ta  b i t s  a r e  sh i f t ed  a t  
The f i rs t  6 information b i t s ,  seconds, a r e  p a r a l l e l  loaded i n t o  t h e  pro- 
The length  of time required w i l l  be (number pro-  
gramable counter. 
occurring a t  a 10-kc r a t e .  
gramed) 1 0 - l  msec. 
by the  10-kc PG pulses. 
The counter runs with negative t r a n s i t i o n  of FG which i s  
A count of 6 w i l l  be programed i n t o  t h e  counter and loaded 
This w i l l  r equi re  0.6 msec. 
The second 6 information b i t s ,  minutes, a r e  p a r a l l e l  loaded i n t o  t h e  
programable counter. These €G pulses a l s o  occur a t  a 10-kc r a t e .  The length 
of time required w i l l  be (number programed) lo-' msec. 
programed i n t o  t h e  counter and the  10-kc FG pulses w i l l  be  loaded. 
quires o .6 msec . 
A count of 6 w i l l  be 
This re- 
The th i rd  6 information b i t s ,  hours, a r e  p a r a l l e l  loaded i n t o  the  pro- 
gramable counter. These FG pulses occur a t  a 10-kc r a t e .  The length  of time 
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.required w i l l  be  (number programed) lo-' msec. 
i n t o  t h e  counter and the  10-kc E pulses w i l l  be  counted. 
0.6 msec. 
A count of 6 w i l l  be programed 
This requires  
The four th  s e t  of 6 information b i t s ,  days, a r e  p a r a l l e l  loaded i n t o  t h e  
programable counter. These E pulses occur a t  a 10-kc r a t e .  The length  of 
time required w i l l  be (number programed) lo-' msec. A t  t h e  end of t h i s  time, 
t h e  system w i l l  be  r e s e t .  
minute, hours, and days E pulses were output on t h e  appropriate  l i n e s  t o  t h e  
CTE . 
A s  each set of PG pulses was counted, the  second, 
The t o t a l  t i m e  required f o r  the  CTE command i s  169 msec maximum. 
B i t s  7, 8, 9, 10, 11, and 12 determine the number of pulses output on 
the  seconds l i n e .  
counter. 
They w i l l  be p a r a l l e l  word loaded i n t o  the  programable 
B i t  no. 7 8 9 10 11 12 
Count no. 1 2 4 8 16 32 
The same sequence appl ies  t o  minutes, hours, and days outputs. A maximum 
count of 63 pulses i s  ava i lab le  i f  a l l  FF's are set .  
TM Cormnand 
Vehicle address System address Scan information 
1 2 3  4 5 6  7 8 g i o  11 12 
Information t o  be scanned 
The vehic le  address i s  shif ted a t  negative t r a n s i t i o n s  of BSN, a 200-cps 
The 24 data b i t s  a r e  s h i f t e d  
s igna l  requi r ing  15 m e c .  The system address i s  sh i f t ed  a t  negative t r ans i -  
t i ons  of BSN, a 200-cps s igna l  requir ing 13 msec. 
a t  negative t r a n s i t i o n s  of BSN, a 200-cps s ignal  requir ing 120 msec. 
The f i r s t  6 information b i t s  a r e  loaded i n t o  t h e  programable counter. 
The CO counter counts E pulses occurring a t  a 1-kc rate. 
i s  the programed count msec. 
t he  contents of 1 of t h e  remaining 18 information b i t s  w i l l  be dumped from 
DR24 and 
programed i n  t h e  f i rs t  6 information b i t s .  
f o r  a set or  r e s e t  condition of DR24. 
command i s  174 msec, maximum. 
The time required 
A t  t h e  end of t h e  count, t he  system i s  r e s e t  and 
FF. The b i t  selected depends on t h e  number of sh i f t ed  pulses 
The TLM w i l l  output a unique load 
The t o t a l  time required f o r  t h e  TM 
B i t s  7, 8, 9, 10, 11, and 12 determine a p a r a l l e l  code which i s  loaded 
i n t o  t h e  programable counter and determine which of t h e  following information 
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b i t s  will be s h i f t e d  i n t o  DR24 a t  reset  time: 
B i t  no. 7 8 9 10 11 12 
Count no. 1 2 4 8 16 32 
The s e t  condition of +6 V a t  p in  Q i s  a l o g i c  one, A possible  count of 
63 i s  ava i lab le  if a l l  FF a r e  s e t .  
output will be: 
A t  t h e  EOMR t i m e ,  if DR24 i s  set ,  TLM 
B i t  no. 1 2 3 4 5 6 7 8 
Status  +6 o +6 4-6 +6 0 0 0 
If DR24 i s  c lear ,  TLM output w i l l  be: 
B i t  no. 1 2 3 4 5 6 7 8 
Status o +6 0 0 o +6 0 0 
APPENDIX 
APOLLO DIGITAL UP-DATA LINK 
1. 
2.  
3. 
4. 
5- 
6. 
7. 
Pertinent Data 
Nomenclature: Up-Data Link, digital (UDL) 
Components: Receiver, detector, decoder 
Subcontractor: Motorola, Inc . 
Chief Engineer: Ken Porter, Motorola, Inc. 
NAA Project Engineer: Gary Covington, NAA 
NASA-IESD Lead Project Engineer (C&SM) : 
NASA-IESD Project Engineer: S. D. Lenett 
E. L. Chicoine 
8. UDL frequency range: 406 to 450 Me 
9. UDL size: 13.00 inches by 9.38 inches 
10. UDL weight: approximately 20 lbs 
11. UDL power required: receiver 
detector- decoder 
12. 
13 
14. 
15 
16. 
17 9 
18. 
19 * 
, 
by 4.41 inches 
-18 V de at 60 ma 
- 6 V de at 5 ma 
+ 6 V de at 385 ma 
- 6 V de at 50 ma 
t-28 V de at 53 ma 
Receiver sensitivity: -129 dEM 
Receiver type: double conversion - superheterodyne 
Modulation method: PSK/FM 
Local oscillator frequency: 
Second IF frequency: 10.7 Me 
S/N ratio (UHF input): 
S/N ratio (ext. audio input) : 
Discrete command capability: 64 commands 
tuned from 83 to 92 Me 
10 dB in a 70 kc Bw 
8.6 dB in a 3.5 kc audio Bw 
20. command word lengths:  RTC - 1 2  b i t s  
AGC da t a  word - 24 b i t s  
Max. word length - 30 b i t s  
21. Modulating frequencies: Data 2 kc tone 
Sync 1 kc tone 
22. UDL in te r faces :  AGC 
Telemetry 
UHF'/off /S-band switch ( located on communication cont ro l  
RTC re lays  
Central  timing equipment ( CTE) 
Block/accept switch ( located on computer cont ro l  panel)  
panel 1 
28 
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TABLE I a -  TRUTH TABLE FOR GENEMTIIVG BSN 
SBSN 
Reset  
I 
2 
SBO 
Q 
0 
+6 
+6 
0 
0 
0 
- 
Q 
+6 
0 
0 
+6 
+6 
+6 
SB1 
Q 
0 
0 
+6 
+6 
0 
0 
- 
Q 
+6 
+6 
0 
0 
+6 
+6 
0 
0 
0 
+6 
+6 
0 
+6 
+6 
+6 
0 
A19 
Pin 10 
0 
+6 
+6 
+6 
+6 
0 
TABLE 11.- TRUTH TABLE FOR RTC COMMAND (DIVIDE-BY-4 COUNTER) 
Reset 
1 
2 
3 
4 
5 
A25 1 A30 
D 
Q 
0 
+6 
+6 
0 
0 
0 
o +6 
+6 +6 
- 
Q 
k6 
i-6 
0 
0 
0 
0 
pin 7 I Pin 3 Pin 9 
+6 
+6 
0 
0 
0 
0 
A29 
Pin 1 
0 
0 
+6 
+6 
+6 
+6 
I C Y 1 0  0 0 0 0 0 0 0 0 0 0  
w w w w  + + + +  v 3 u w w w w w  + + + + + + +  a/ 
v 3 a w w w w w  + + + + + + +  $ 1  E- w w w w  + + + +  
u w w w w w o  G I +  E- + + + + + w w w o  -t + + 
0 0 0 0 0 0 0  
I @ l  
0 0 0 0  
- 
w w w w  + + + +  
w w w o  + + +  w w w w w w o  % I +  H + + + + + 
w w w w w w w  + + + + + + +  H $ 1  w w w w  + + + +  
0 0 0 0 0 0 0  14 0 0 0 0  
w w w w  + + + +  
w w w o  + + +  
w w w w  + + + +  
0 0 0 0  
w w w w  + + + +  
w w w w w w o  + + + + + +  $ 1  H w w w o  + + +  
w w w w  + + + +  u w o w w w w  + +  + + + +  
H 
+ +  O O O O w w o o  + +  
- 7 0  w + +  w o o w w  + +  
w w o w w w o  + +  + + +  $ 1  H w w w o  + + +  
w o w w  + + +  
w o w o  + + 
o w o w  + + 
+ + G I 0  E- O O O 
w o w o  + + 
t + + c+ $ I Y  O \D O O o w o w  + + 
32 
TABLE 1V.- DECODING SEQUENCE CHART FOR UDL 
[Real Time Comnds  as  They Appear i n  the  Regis ter  DR1 - DR6] 
Octal number 
for decoding 
0 
01 
02 
03 
04 
05 
06 
07 
10 
11 
1 2  
13 
14 
15 
16 
17 
20 
21  
22 
23 
24 
25 
26 
27 
30 
31 
Binary d i g i t s  as they a r e  i n  r e g i s t e r  
8' Octal t9 Octal I 
D R l  
2O 
0 
1 
0 
1 
0 
1 
0 
1 
0 
1 
0 
1 
0 
1 
0 
1 
0 
1 
0 
1 
0 
1 
0 
1 
0 
1 
DR2 
2 l  
0 
0 
1 
1 
0 
0 
1 
1 
0 
0 
1 
1 
0 
0 
1 
1 
0 
0 
1 
1 
0 
0 
1 
1 
0 
0 
1 
1 
0 
0 
0 
0 
1 
1 
1 
1 
0 
0 
0 
0 
1 
1 
1 
1 
0 
0 
DR6 
22 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
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TABLE 1V.- D E C O D I K  SEQUENCE CHART FOR UDL - Continued 
mctal number 
or decoding 
32 
33 
34 
35 
36 
37 
40 
41 
42 
43 
44 
45 
46 
47 
50 
51 
52 
53 
54 
35 
56 
57 
60 
61 
62 
63 
64 
65 
Binary digits as they are in register 
D R l  
0 
0 
1 
0 
1 
0 
1 
0 
1 
0 
1 
0 
1 
0 
1 
0 
1 
0 
1 
0 
1 
0 
1 
0 
1 
0 
1 
0 
1 
0 8 Octal 
DR2 
2 l  
1 
1 
0 
0 
1 
1 
0 
0 
1 
1 
0 
0 
1 
1 
0 
0 
1 
1 
0 
0 
1 
1 
0 
0 
1 
1 
0 
0 
DR3 
22 
0 
0 
1 
1 
1 
1 
0 
0 
0 
0 
1 
1 
1 
1 
0 
0 
0 
0 
1 
1 
1 
1 
0 
0 
0 
0 
1 
1 
DR4 
2 O  
1 
1 
1 
1 
1 
1 
0 
0 
0 
0 
0 
0 
0 
0 
1 
1 
1 
1 
1 
1 
1 
1 
0 
0 
0 
0 
0 
0 
8' Octal 
DR5 
2l 
1 
1 
1 
1 
1 
1 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
1 
1 
1 
1 
1 
1 
DR6 
22 
0 
0 
0 
0 
0 
0 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
TABLE IV. - DECODING SEQUENCE CHART FOR UDL - Concluded 
Octal number 
for decoding 
66 
67 
70 
71 
72 
73 
74 
75 
76 
77 
Binary digits as the 
8 Octal 0 
DR1 
2O 
0 
1 
0 
1 
0 
1 
0 
1 
0 
1 
DR2 
2l 
1 
0 
0 
1 
0 
0 
1 
DR3 
22 
1 
1 
0 
0 
0 
0 
1 
1 
1 
1 
are in register 
1 8 Octal 
DR4 
2O 
DR5 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
DR6 
22 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
Logic 1 = Q = +6 V 
Logic 0 = Q = 0 V 
35 
r--- 1 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
= I  
L l  
5 1  
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
.- E l  
?! 
I 
i 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
J-$ g r  u .E 
t- 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
L 
1 ;  
I S  
I I  
I s  ul 
lii: 
I 
I 
I 
I 
I 
I 
I 
P 
I 
I I I I 
Information 
signal, 2 kc 
phase-shift keyed 
Composite audio 
used to modulate 
carrier 
I 
I I I I 
I 
j-i PL Digital 
Bit 1 Bit 0 B i t  1 equivalent 
Notes: 
1. Information b i t  1 = 1 kc in phase with 2 kc. 
2. Information b i t  0 = 1 kc 180" out of phase with 2 kc. 
3.  Message structure: 30  information bi ts maximum (150 sub bits). 
Figure 2. - Composite audio signal 
37 
Y 
V 
0 -
n 
38 
P- w h* 
m I 
a 
rl 
d W 
u 
> n 
m 
rl 
V 
> n 
? 
39 
2nd IF amp1 
L4 
Tl c9 
' O o 0  Z3O0 - 
L5 
4 7  mn I - 
$Eo 
- L6 
47 
I C 1 2  
1 4 3 0 0  - 
2 C 1 4  1000r300 - 
L7 
47 
mr\ 
L8 
& 
1 C 1 7  
2 3 0 0  - 
40 
R 2 4  R 2 3  
6 . 8 K  4 . 7 K  E 6  
CR3 
- .- I T *  0 Sis l l a l  TelelllctrV 
Einit ter 
follower Audio 
R 1 5  Audio alllPI 
4 7 K  alllOl a 7  1 
1 
R 9  
1800 
K 1 0  - - 
L9 
a i  
Note 3: 
I C 3 7  r3Oo - 
- 
E 1 0  
41 
42 
U 
0 
S 
0 0 
Y Y 
(v d- 
,: 1nform:tion I n f y t n ~ t i o n  
Composite 
1 -kc  and 2-kc 0 
1 kc 
signal 
Phase 
detector 0 
output 
4 I 
0-- 
Monostable 
mu1 t i v i  brator 
3 3 
Sub- b i  t 
sync 
0 
Figure 7. - Synchronization channel, typical waveforms 
43 
Monostabl e 
mu1 t i v i  brator 
output 0 
S u b-b i t 
Monostable 
mu It iv i  brator 
output 0 
Information 
one b 
Matched-f i I ter 
amplifier 
output 0 
- 
Inverter 
output 0 
Phase 
detector 
output 0- 
/ 
Integrator 
output 0 
Figure 8. - Information channel, typical waveforms 
44 
Bit detector --C 
S B 4  
SBN 
m decoder 
9 
18 stage 6 stage 
data register - data register 
I 
A - 
~ 
Vehicle Systems 
address address 
recognition recognition 
t 
Program I control 1 1  
I I 
interface 
interface a- 
Figure 9. - Simplified block diagram of UDL decoder 
45 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
1 
t- 
46 
. 
7 
47 
Y 
aJ 
m +  aJ 
E 
U m 
0 - 
1 
1 
1 
L 
aJ Y
8 
3 
0 
0 
d 
.I. 
Y 
U 
S m 
E 
E 
0 u 
E 
F 
ul m 
TI 
.- 
a, 
E 
I- 
.- 
I 
N 
4 
e 
3 
ul .- 
LL 
48 
PG n 
Vehicle address 
decodes here 
A24-10 VA I 
DR 23, 24 1 Set DR 24, 23 
DR 23-Q U-uTu-U-LJ Set Set s e 7  
A25-10 
Count 1 1 E n t  2 r’ 
Figure 13. - Parallel loading sequence of the programable counter 
49 
. 
Reset 
A 2 5 - 1 0  
A 1 3 - 1  
PC-5-Q 
Count 3 load system 
Reset 
A 2 5 - 1 0  
- 
4 5 6 - - 
A 1 3 - 1  
PC5-Q 
A8-3CR r 1 0  kc B.W. 
Count 6 load system 
Figure 14. - Time diagram for count 3 load system and count 6 load system 
RTC 00/01/02/03 
RTC 04/05/06/07 
RTC 10/11/12/13 
RTC 14/15/16/17 
RTC 20/21/22/23 
RTC 24/25/26/27 
RTC 30/31/32/33 
RTC 34/3 5/36/3 7 
RTC 40/41/42/43 
RTC 44/45/46/47 
RTC 50/51/52/53 
RTC 54/55/56/57 
RTC 60/61/62/63 
RTC 64/65/66/67 
RTC 70/71/72/73 
RTC 74/75/76/77 
Reset 1 Reset 2 
A 1  5-8 * 
* 
+ - 
* 
+ 
+ 
+ 
+ 
+ 
+ 
-+ 
+ 
+ 
+ 
+ 
A 1  5-6 
A20-8 
A20-6 
A24-8 
A24-6 
A29-8 
A29-6 
A25-8 
A25-6 
A30 8 
A3 0-6 
A23-8 
A23-6 
A28-8 
A28-6 
+ 
A31-1 A3 2-1 
Figure 15. - RTC relay matrix (Relays located external to UDL) 
NASA-Langley, 1965 s -& 
